About
Jagannath K has 0-2 years of experience as a Design Verification engineer based in India. Primary expertise in Hardware Description Language - Verilog.
Jagannath K has 0-2 years of experience as a Design Verification engineer based in India. Primary expertise in Hardware Description Language - Verilog.
Sign up as an employer to see detailed work experience, achievements, and direct contact for Jagannath and thousands of Hardware Description Language - Verilog professionals.
Sign up free to unlockFree employer account · 1-minute signup · No credit card