About
K. T has 0-2 years of experience as a VLSI R&D Engineer (IP Engineer) based in India. Primary expertise in Verilog HDL and VHDL.
K. T has 0-2 years of experience as a VLSI R&D Engineer (IP Engineer) based in India. Primary expertise in Verilog HDL and VHDL.
Sign up as an employer to see detailed work experience, achievements, and direct contact for K. and thousands of Verilog HDL and VHDL professionals.
Sign up free to unlockFree employer account · 1-minute signup · No credit card