Renuka K — HDL (VHDL and Verilog) | iitjobs